Free Images: "bestof:Verilog Circular Assignment.svg b; In this case the value of the wire <tt>a</tt> is undefined because it is fed by itself through combinational logic own"